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This dissertation presents and discusses new design techniques for mixed anaiog-digital
circuits with emphases on low power and small area for standard low-cost CMOS VLSI
technology. The application domain of the devised techniques is radio frequency identifi-
cation (RFID) systems, however the presented techniques are applicable to wide range of
mixed mode analog-digital applications. Hence the techniques herein apply to a range of
smart wireless or mobile systems. The integration of both analog and digital circuits on
a single substrate has many benefits such as reducing the system power, increasing the
system reliability, reducing the system size and providing high inter-system communica-
tions speed 
- 
hence, a cost effective system implementation with increased performânce.
On the other hand, some difficulties arise from the fact that standard low-cost CMOS
technologies are tuned toward maximising digital circuit performance and increasing tran-
sistor density per unit area. Usually these technologies have a wide spread in transistor
parameters that require new design techniques that provide circuit characteristics based
on relative transistor parameters rather than on the absolute value of these parameters.
This research has identified new design techniques for mostly analog and some digital
circuits for implementation in standard CMOS technologies with design parameters de-
pendent on the relative values of process parameters, resulting in technology independent
circuit design techniques. The techniques presented and discussed in this dissertation
are (z) applied to the design of low-voltage and low-power controlled gain amplifiers, (ze)
digital trimming techniques for operational amplifiers, (zzz) low-power and low-voltage
Schmitt trigger circuits, (zu) very low frequency to medium frequency low power oscil-
lators, (u) low power Gray code counters, (uz) analog circuits utilising the neuron MOS
transistor, (uzz) high value floating resistors, and (ui,i,i,) low power application specific in-
tegrated circuits (ASICs) that are particularly needed in radio frequency identification
systems. The new techniques are analysed, simulated and verified experimentally via five
chips fabricated through the MOSIS service.
Page ix
